Power Electronics Building Blocks
Universal Controller Hardware
[
PEBB Home
] : [
Universal Controller Hardware
]
Previous
Contents
Next
DSP Memory Map
All processors are memory mapped
ID=‘001': 0x0010 0000 to 0x0017 FFFF
ID=‘010': 0x0020 0000 to 0x0027 FFFF
ID=‘110': 0x0060 0000 to 0x0067 FFFF
BROADCAST: 0x0070 0000 to 0x0077 FFFF
Boot Flash is accessed using SYSCON reg.
All FPGAs are memory mapped
FPGA1: 0x1000 0000 to 0x1FFF FFFF
FPGA2: 0x2000 0000 to 0x2FFF FFFF
BROADCAST: 0x7000 0000 to 0x7FFF FFFF
All Peripherals are mapped through FPGA